New Path-Setup Method for Optical Network-on-Chip

Huaxi Gu; Kai Gao; Zhengyu Wang; Yintang Yang; Xiaoshan Yu
June 2014
ETRI Journal;Jun2014, Vol. 36 Issue 3, p367
Academic Journal
With high bandwidth, low interference, and low power consumption, optical network-on-chip (ONoC) has emerged as a highly efficient interconnection for the future generation of multicore system on chips. In this paper, we propose a new path-setup method for ONoC to mitigate contentions, such as packets, by recycling the setup packet halfway to the destination. A new, strictly non-blocking 6 × 6 optical router is designed to support the new method. The simulation results show the new path-setup method increases the throughput by 52.03%, 41.94%, and 36.47% under uniform, hotspot-I, and hotspot-II traffic patterns, respectively. The end-to-end delay performance is also improved.


Related Articles

  • A 1.2V High Band-Width Analog Multiplier in 0.18µm CMOS Technology. Ebrahimi, Amir; Naimi, Hossein Miar // International Review of Electrical Engineering;Mar/Apr2010 Part B, Vol. 5 Issue 2, p803 

    Analog multiplier is an important building block for many analog computational applications. In this paper, a new compact, low power structure and low voltage CMOS analog multiplier is proposed the proposed structure incorporates a cross-coupled squarer circuit. The most important features of...

  • StochKit2: software for discrete stochastic simulation of biochemical systems with events. Sanft, Kevin R.; Wu, Sheng; Roh, Min; Fu, Jin; Lim, Rone Kwei; Petzold, Linda R. // Bioinformatics;Sep2011, Vol. 27 Issue 17, p2457 

    Summary: StochKit2 is the first major upgrade of the popular StochKit stochastic simulation software package. StochKit2 provides highly efficient implementations of several variants of Gillespie's stochastic simulation algorithm (SSA), and tau-leaping with automatic step size selection....

  • An Energy-Aware Multi-Core Scheduler based on Generalized Tit-For-Tat Cooperative Game. Guowei Wu; Zichuan Xu; Qiufen Xia; Jiankang Ren // Journal of Computers;Jan2012, Vol. 7 Issue 1, p106 

    Energy-constrained computing environments are emerging those years, especially in embedding computing. A game theoretic energy-aware scheduling algorithm for multi-core systems is proposed in this paper, namely, GTFTES (Generalized Tit-For-Tat Energy-aware Scheduling). GTFTES is designed to work...

  • A reconfigurable processor architecture combining multi-core and reconfigurable processing units. Yan, Like; Wu, Binbin; Wen, Yuan; Zhang, Shaobin; Chen, Tianzhou // Telecommunication Systems;Mar2014, Vol. 55 Issue 3, p333 

    It's a promising way to improve performance significantly by adding reconfigurable processing unit (RPU) to a general purpose processor. In this paper, a Reconfigurable Multi-Core (RMC) architecture combining general multi-core and reconfigurable logic is proposed. Reconfigurable logic is...

  • Calculation Method of Multi-core Dynamic Reconfigurable Cache Power Consumption. Fang Juan; Chen Xin; Li Chengyan; Wang Shuai; Mao Junjie // International Journal of Digital Content Technology & its Applic;May2013, Vol. 7 Issue 9, p157 

    With the fast development of semiconductor technology, multi-core processors have gradually replaced single-core processors. The demand of Cache is also increasing. Cache, as the most important component of the architecture, occupies the most of the chip's area[1]. It is also the main source of...

  • EDN.comment: TV processing in depth. Prophet, Graham // EDN Europe;May2011, Vol. 58 Issue 5, p9 

    The article comments on the Cevo Engine, a system-on-chip with a multicore processor, that will be used in Toshiba's next release of high-end and mid-range televisions. Cevo Engine is a 7-core processing platform with integrated co-processor/accelerator for specific picture algorithms, and it...

  • Reconfigurable Mesh Simulation. Mesleh, Abdelwadood; Al-Rawabdeh, Mohammad // Australian Journal of Basic & Applied Sciences;Oct2012, Vol. 6 Issue 10, p303 

    A multi-core processor technology integrates many processing cores on a chip to achieve an increased performance. One strategy to define the relationships between cores is a reconfigurable mesh (R-Mesh). R-Mesh has drawn much attention in the recent years because of its speed and efficiency...

  • A Critical Performance Study of Memory Mapping on Multi- Core Processors: An Experiment with k-means Algorithm with Large Data Mining Data Sets.  // International Journal of Computer Applications;2010, Vol. 1, p1 

    The article presents a study which evaluates the performance of memory mapping on multi-core processors by performing experimentation using k-means algorithm applied on various operating system (OS) standards such as POSIX and OpenMp. It says that static and dynamic threads of OpenMP were used...

  • Study on Real-Time Response Efficiency of Task Pipeline Based on Multi- Core Systems. Kang Hong-Yan // Advances in Information Sciences & Service Sciences;Feb2012, Vol. 4 Issue 2, p85 

    In this paper we introduce how to improve the real-time of software effectively based on multi-core system. The simulation system is created based on the analysis of running statistical system and the building of the task pipeline and the subtasks. Based on the completion of the simulation...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics