Multicore design challenge: ARM and ST-Ericsson step up

October 2011
Electronics Weekly;10/12/2011, Issue 2483, p21
Trade Publication
The article reports on an online multicore design event for designers and managers, the Multicore Challenge for 2012 launched by hardware verification firm TVS held in Bristol, England.


Related Articles

  • Hybrid WK-recursive on-chip network for multi-core system. Sensen Hu; Feng Shi; Xu Chen // Electronics Letters;6/22/2017, Vol. 53 Issue 13, p839 

    WK-recursive based networks well conform to a modular design due to the properties of regularity and scalability. Here, the focus is on a triplet-based WK-recursive topology and its implementation using tiled shapes in multi-core processors design is explored. To further improve the network...

  • Design of a Pulse Oximeter Based on STM32 Microcontroller. Yingzhi Wang; Jia Yang; Tailin Han // Applied Mechanics & Materials;2014, Vol. 713-715, p1261 

    It uses STM32F103C8T6 microcontroller as the core processor and AFE4400 integrated analog front-end as the signal conditioning section. OLED12864 displays the measurement results. Dedicated pulse oximeter analog front-end chip simplifies the system and improves the measurement accuracy.

  • With Big Data, the Devil's in the Details. Farber, Rob // Scientific Computing;Nov2011 Supplement 2, p10 

    In this article the author discuses the data computation. He informs about the test conducted on the 500 GPU (graphics processing unit ) Longhorn visualization cluster at Texas Advanced Computing Center (TACC). He also discuses about the book "CUDA Application Design and Development" that offer...

  • Multicore processor chip platform targets high-speed, low-power embedded apps. Vincent, Matt // Portable Design;Jun2006, Vol. 12 Issue 6, p32 

    The article features the SEAforth-24 wireless platform from IntellaSys in the United States. It is the first chip in the firm's platform of Scalable Embedded Array multicore processors and is well suited for portable and embedded wireless applications. The SEAforth-24 chip has 24 core processors...

  • Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems. Gaona, Epifanio; Titos-Gil, J.; Fernández, Juan; Acacio, Manuel // Journal of Supercomputing;May2014, Vol. 68 Issue 2, p914 

    In the search for new paradigms to simplify multithreaded programming, Transactional Memory (TM) is currently being advocated as a promising alternative to deadlock-prone lock-based synchronization. In this way, future many-core CMP architectures may need to provide hardware support for TM. On...

  • Energy Efficient Workload Balancing Algorithm for Real-Time Tasks over Multi-Core. Zakarya, Muhammad; Dilawar, Nadia; Khattak, Muazzam Ali; Hayat, Maqssod // World Applied Sciences Journal;2013, Vol. 22 Issue 10, p1431 

    A real-time system must respond fast enough that it can serve the task in a particular time interval. The key constraints in real-time systems are to meet timing bounds and for these systems it is necessary to complete all of their tasks in time. Due to increasing complexity of real-time...

  • A Facial Recognition System Based On Integral Image. Zhang Weixin; Bai Weibing; Xu Chao; Chen Weiyuan; Jiang Rui // Applied Mechanics & Materials;2014, Vol. 687-691, p3905 

    This article made a in-depth research of the face detection with the method of integral image, which is based on image capture and recognition technology, and designed the hardware circuit and software program development framework. Designed hardware circuit platform around the Cortex-A8 core...

  • Facilitating Multicore Bounded Model Checking with Stateless Explicit-State Exploration. WEIQIANG KONG; LEYUAN LIU; TAKAHIRO ANDO; HIROKAZU YATSU; KENJI HISAZUMI; AKIRA FUKUDA // Computer Journal;Nov2015, Vol. 58 Issue 11, p2824 

    Bounded Model Checking (BMC) converts a verification problem within a user-specified bound into satisfiability checks of propositional formulas. As the bound deepens, the formulas become larger in size and harder to solve. In this paper, we propose a hybrid approach in which stateless...

  • Multi-Level Analysis of On-Chip Optical Wireless Links. Fuschini, Franco; Barbiroli, Marina; Calò, Giovanna; Tralli, Velio; Bellanca, Gaetano; Zoli, Marco; Shafiei Dehkordi, Jinous; Nanni, Jacopo; Alam, Badrul; Petruzzelli, Vincenzo // Applied Sciences (2076-3417);Jan2020, Vol. 10 Issue 1, p196 

    Featured Application: Optical wireless communication on-chip may represent a breakthrough in the development of chip multi-core-processors, paving the way towards kilo-cores architectures. Beneficial fallout can be then envisaged in many technical fields, like augmented/virtual-reality,...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics