TITLE

Is the genetically engineered 'biological dual-core processor' really a pair of gates?

PUB. DATE
June 2019
SOURCE
Electronics Weekly;6/12/2019, Issue 2750, p15
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
The article focuses on biological dual-core processor which is genetically engineered, by CRISPR-Cas9 technique to create the ability to build two independent two-input logic gates within the same cell.
ACCESSION #
136949979

 

Related Articles

  • The Main Circuit. Lau, Stephen // ECN: Electronic Component News;Jul2010, Vol. 54 Issue 8, p17 

    The article discusses several features of a multicore system including the availability of carrier grade operating system, high performance packet processing, and virtualization. It mentions that the two groups of multicore processors, the homogeneous and heterogeneous multicore processor, are...

  • The Cilk++ concurrency platform. Leiserson, Charles E. // Journal of Supercomputing;Mar2010, Vol. 51 Issue 3, p244 

    The availability of multicore processors across a wide range of computing platforms has created a strong demand for software frameworks that can harness these resources. This paper overviews the Cilk++ programming environment, which incorporates a compiler, a runtime system, and a race-detection...

  • Untitled. Manners, David // Electronics Weekly;10/27/2010, Issue 2445, p13 

    The article discusses the multicore processing in computers. Jim Turley, of the consultants SiliconInsider, mulitcore processing has reached the performance limit and is now pursued as a power-saving technique. Jim also mentions that adding extra central processing units (CPU) does not increase...

  • In context.  // APC (Bauer Media Group);Mar2010, Vol. 30 Issue 3, p42 

    The article presents two charts related to Intel central processing units (CPU) including a chart on the new line of microprocessors from Intel Corp. and another on the performance expected from each of them.

  • A CONCURRENT MULTI-STEALING SCHEDULER MODEL FOR DIVIDE AND CONQUER PROBLEMS. Al-Obaidi, Alaa M.; Lee, Sai Peck // Malaysian Journal of Computer Science;2012, Vol. 25 Issue 4, p177 

    Multicore architecture has dramatically changed the general direction of software development dedicated for personal computers. As such, it is important for software designers to keep pace with the evolving challenges that happen in the hardware side, for example in this context of multicore...

  • HIGH-LEVEL LANGUAGE EXTENSIONS FOR FAST EXECUTION OF PIPELINE-PARALLELIZED CODE ON CURRENT CHIP MULTI-PROCESSOR SYSTEMS. Qasem, Apan // International Journal of Programming Languages & Applications;Jul2012, Vol. 1 Issue 1-3, p1 

    The last few years have seen multicore architectures emerge as the defining technology shaping the future of high-performance computing. Although multicore architectures present tremendous performance potential, to realize the true potential of these systems, software needs to play a key role....

  • STUDY OF VARIOUS FACTORS AFFECTING PERFORMANCE OF MULTI-CORE PROCESSORS. Chaturvedi, Nitin; Gurunarayanan, S. // International Journal of Distributed & Parallel Systems;Jul2013, Vol. 4 Issue 4, p37 

    Advances in Integrated Circuit processing allow for more microprocessor design options. As Chip Multiprocessor system (CMP) become the predominant topology for leading microprocessors, critical components of the system are now integrated on a single chip. This enables sharing of computation...

  • Comparison of Selected Parallel Path Planning Algorithms on GPGPUs and Multi-Core Processors. Seidler, Ralf; Schmidt, Michael; Schäfer, Andreas; Fey, Dietmar // Annual International Conference on Advances in Distributed & Par;Nov2010, pR133 

    In robot systems several computationally intensive tasks can be found, with path planning being one of them. Especially in dynamically changing environments, it is difficult to meet real-time constraints with a serial processing approach. For those systems employing standard computers, a viable...

  • ENERGY EFFICIENT SCHEDULING USING SIMULATED ANNEALING ALGORITHM FOR MULTI-CORE PROCESSORS. Poongothai, M.; Rajeswari, A.; Sanmukapriya, V. // Applied Mechanics & Materials;2014, Issue 550, p178 

    No abstract available.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics