TITLE

Hybrid WK-recursive on-chip network for multi-core system

AUTHOR(S)
Sensen Hu; Feng Shi; Xu Chen
PUB. DATE
June 2017
SOURCE
Electronics Letters;6/22/2017, Vol. 53 Issue 13, p839
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
WK-recursive based networks well conform to a modular design due to the properties of regularity and scalability. Here, the focus is on a triplet-based WK-recursive topology and its implementation using tiled shapes in multi-core processors design is explored. To further improve the network throughput and reduce the network latency, a pair of heterogeneous topologies is proposed to separate the core communication from the memory communication. It is demonstrated that the triangular topologies are feasible to be implemented with rectangular tile floor-planning.
ACCESSION #
123765256

 

Related Articles

  • Performance scalability and energy consumption on distributed and many-core platforms. Karanikolaou, E.; Milovanović, E.; Milovanović, I.; Bekakos, M. // Journal of Supercomputing;Oct2014, Vol. 70 Issue 1, p349 

    In this paper, the performance evaluation of distributed and many-core computer complexes, in conjunction with their consumed energy, is investigated. The distributed execution of a specific problem on an interconnected processors platform requires a larger amount of energy compared to the...

  • Solving Matrix Equations on Multi-Core and Many-Core Architectures. Benner, Peter; Ezzatti, Pablo; Mena, Hermann; Quintana-Ortí, Enrique S.; Remón, Alfredo // Algorithms;Dec2013, Vol. 6 Issue 4, p857 

    We address the numerical solution of Lyapunov, algebraic and differential Riccati equations, via the matrix sign function, on platforms equipped with general-purpose multicore processors and, optionally, one or more graphics processing units (GPUs). In particular, we review the solvers for these...

  • A Scalable Farm Skeleton for Hybrid Parallel and Distributed Programming. Ernsting, Steffen; Kuchen, Herbert // International Journal of Parallel Programming;Dec2014, Vol. 42 Issue 6, p968 

    Multi-core processors and clusters of multi-core processors are ubiquitous. They provide scalable performance yet introducing complex and low-level programming models for shared and distributed memory programming. Thus, fully exploiting the potential of shared and distributed memory...

  • An Efficient Scalable Runtime System for Macro Data Flow Processing Using S- Net. Gijsbers, Bert; Grelck, Clemens // International Journal of Parallel Programming;Dec2014, Vol. 42 Issue 6, p988 

    S- Net is a declarative coordination language and component technology aimed at radically facilitating software engineering for modern parallel compute systems by near-complete separation of concerns between application (component) engineering and concurrency orchestration. S- Net builds on the...

  • Available task-level parallelism on the Cell BE. Rico, Alejandro; Ramirez, Alex; Valero, Mateo // Scientific Programming;2009, Vol. 17 Issue 1/2, p59 

    There is a clear industrial trend towards chip multiprocessors (CMP) as the most power efficient way of further increasing performance. Heterogeneous CMP architectures take one more step along this power efficiency trend by using multiple types of processors, tailored to the workloads they will...

  • Concurrent programming in web applications. Erb, Benjamin; Kargl, Frank; Domaschka, Jörg // IT: Information Technology;Jun2014, Vol. 56 Issue 3, p119 

    Modern web applications are concurrently used by many users and provide increasingly interactive features. Multi-core processors, highly distributed backend architectures, and new web technologies force a reconsideration of approaches for concurrent programming in order to fulfil scalability...

  • New Path-Setup Method for Optical Network-on-Chip. Huaxi Gu; Kai Gao; Zhengyu Wang; Yintang Yang; Xiaoshan Yu // ETRI Journal;Jun2014, Vol. 36 Issue 3, p367 

    With high bandwidth, low interference, and low power consumption, optical network-on-chip (ONoC) has emerged as a highly efficient interconnection for the future generation of multicore system on chips. In this paper, we propose a new path-setup method for ONoC to mitigate contentions, such as...

  • A case for three-dimensional stacking of tightly coupled data memories over multi-core clusters using low-latency interconnects. Azarkhish, Erfan; Loi, Igor; Benini, Luca // IET Computers & Digital Techniques;2013, Vol. 7 Issue 5, p191 

    Shared tightly coupled data memories are key architectural elements for building multi-core clusters in programmable accelerators and embedded systems, as they provide a convenient shared memory abstraction while avoiding cache coherence overheads. The performance of these memories largely...

  • A New Simulator Based on Multi Core Processor with Improved Sense Amplifier. Sakthivel, Erulappan; Malathi, Veluchamy; Arunraja, Muruganantham // Journal of Circuits, Systems & Computers;Oct2015, Vol. 24 Issue 9, p-1 

    In recent days, network-on-chip (NoC) researchers focus mainly on the area reduction and low power consumption both in architectural and algorithmic approach. To achieve low power and high performance in NoC architecture, sense amplifiers (SAs) introduced which can consume less power under...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics