A New Simulator Based on Multi Core Processor with Improved Sense Amplifier

Sakthivel, Erulappan; Malathi, Veluchamy; Arunraja, Muruganantham
October 2015
Journal of Circuits, Systems & Computers;Oct2015, Vol. 24 Issue 9, p-1
Academic Journal
In recent days, network-on-chip (NoC) researchers focus mainly on the area reduction and low power consumption both in architectural and algorithmic approach. To achieve low power and high performance in NoC architecture, sense amplifiers (SAs) introduced which can consume less power under various traffic conditions. In order to analyze the performance of architectural NoC design before fabrication level, the new simulator is developed based on multi core processor with improved sense amplifier (MCPSA) in this work. The MCPSA simulator provides user, the flexibility of incorporating various traffic configurations and routing algorithm with user reconfigurable option. In addition, the different SA model can be put into the simulation in plug and play manner for evaluation. The NoC case studies are presented to demonstrate the NoC architecture with double tail sense amplifier (DTSA) and modified-DTSA (M-DTSA) design. The performance metric such as delay, data rate and power consumption is evaluated. The main idea of this new simulator is to interface multisim environment (MSE) into a NoC environment for validating any DTSA.


Related Articles

  • Parallel Lexical Analysis of Multiple Files on Multi-Core Machines. Barve, Amit; Joshi, Brijendra Kumar // International Journal of Computer Applications;Jun2014, Vol. 96, p22 

    The multi-core machines open new doors to achieve parallelism in single machine. This new architecture has influenced every field of computing. Parallel Compilation is one of the areas that still needs serious research work to fully exploit the inherent power of the architecture. In this paper a...

  • Multi-core implementation of the differential ant-stigmergy algorithm for numerical optimization. Korošec, Peter; Vajteršic, Marian; Šilc, Jurij; Kutil, Rade // Journal of Supercomputing;Mar2013, Vol. 63 Issue 3, p757 

    Numerical optimization techniques are applied to a variety of engineering problems. The cost-function evaluation is an important part of any numerical optimization and is usually realized as a black-box simulator. For the efficient solving of the numerical optimization problem on multi-core...

  • Performance Enhancement of Multicore Architecture. Awadalla, Medhat; Konsowa, Hanan // International Journal of Electrical & Computer Engineering (2088;Aug2015, Vol. 5 Issue 4, p669 

    Multicore processors integrate several cores on a single chip. The fixed architecture of multicore platforms often fails to accommodate the inherent diverse requirements of different applications. The permanent need to enhance the performance of multicore architecture motivates the development...

  • Optimization Strategy of Top-Down Join Enumeration on Modern Multi-Core CPUs. Wanli Zuo; Yongheng Chen; Fenglin He; Kerui Chen // Journal of Computers;Oct2011, Vol. 6 Issue 10, p2004 

    Most contemporary database systems query optimizers exploit System-R's bottom-up dynamic programming method (DP) to find the optimal query execution plan (QEP) without evaluating redundant sub-plans. The distinguished exceptions are Volcano/Cascades using transforms to generate new plans...

  • On the Acceleration of Wavefront Applications using Distributed Many-Core Architectures. Pennycook, S.J.; Hammond, S.D.; Mudalige, G.R.; Wright, S.A.; Jarvis, S.A. // Computer Journal;Feb2012, Vol. 55 Issue 2, p138 

    In this paper we investigate the use of distributed graphics processing unit (GPU)-based architectures to accelerate pipelined wavefront applications—a ubiquitous class of parallel algorithms used for the solution of a number of scientific and engineering applications. Specifically, we...

  • Coherent multicore methodology and tooling. Reinkemeier, Philipp; Ittershagen, Philipp; Dieudonne, Laurent; Diebold, Philipp // IT: Information Technology;Oct2017, Vol. 59 Issue 5, p233 

    In the mobility domains functions are often realized by software running on Electronic Control Units (ECU)s, which are interconnected in a network of ECU. Nowadays there is a trend to move to ECUs with multicore processors which imposes a major challenge: An increasing degree of parallelism....

  • APP4MC: Application platform project for multi-and many-core systems. Höttger, Robert; Mackamul, Harald; Sailer, Andreas; Steghöfer, Jan-Philipp; Tessmer, Jörg // IT: Information Technology;Oct2017, Vol. 59 Issue 5, p243 

    Since especially the automotive domain increasingly utilizes multi- and many-core systems, appropriate models, analyses, and tooling are required to address challenges that were nearly non existent so far. APP4MC is an open source Eclipse platform that provides AUTOSAR compliant common data...

  • Hybrid WK-recursive on-chip network for multi-core system. Sensen Hu; Feng Shi; Xu Chen // Electronics Letters;6/22/2017, Vol. 53 Issue 13, p839 

    WK-recursive based networks well conform to a modular design due to the properties of regularity and scalability. Here, the focus is on a triplet-based WK-recursive topology and its implementation using tiled shapes in multi-core processors design is explored. To further improve the network...

  • Automatic Mapping Tasks to Cores - Evaluating AMTHA Algorithm in Multicore Architectures. de Giusti, Laura; Chichizola, Franco; Naiouf, Marcelo; de Giusti, Armando; Luque, Emilio // International Journal of Computer Science Issues (IJCSI);March2010, Vol. 7 Issue 2, p1 

    The AMTHA (Automatic Mapping Task on Heterogeneous Architectures) algorithm for task-to-processors assignment and the MPAHA (Model of Parallel Algorithms on Heterogeneous Architectures) model are presented. The use of AMTHA is analyzed for multicore processor-based architectures, considering the...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics