TITLE

Influence of data clustering on in-order multi-core processing systems

AUTHOR(S)
Claeys, D.; Bruneel, H.; Steyaert, B.; Mélange, W.; Walraevens, J.
PUB. DATE
January 2013
SOURCE
Electronics Letters;1/3/2013, Vol. 49 Issue 1, p1
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
In multi-core in-order processing systems, only one core can be utilised when the instruction at the head of the instruction queue produces data input for the next instruction in the queue. Although in-order processing has been studied in the past, the influence of data clustering, i.e. the extent to which subsequent instructions rely on each other's data, has been largely overlooked. Therefore a queueing model is developed and closed-form formulae are provided for the stability condition and the average time before instructions are executed. These expressions clearly reflect that data clustering can have a devastating impact.
ACCESSION #
101572783

 

Related Articles

  • Errata.  // Electronics Letters;3/14/2013, Vol. 49 Issue 6, p1 

    Corrections to the article "Influence of data clustering on in-order multi-core processing systems" that was published in the 2013 issue are presented.

  • Application-oriented cache memory configuration for energy efficiency in multi-cores. de Abreu Silva, Bruno; Cuminato, Lucas A.; Delbem, Alexandre C. B.; Diniz, Pedro C.; Bonato, Vanderlei // IET Computers & Digital Techniques;2015, Vol. 9 Issue 1, p73 

    This study describes and evaluates an automated technique that exploits the potential of heterogeneous multi-core processor (HMP) systems when customised with respect to the number of cores and L1 cache memory sizes using a field programmable gate array fitted with LEON3 cores at its base. The...

  • Optimal partitioning of a multicore server processor. Li, Keqin // Journal of Supercomputing;Oct2015, Vol. 71 Issue 10, p3744 

    Optimal partitioning of a multicore server processor in a cloud computing environment, i.e., optimal system (virtual server) configuration for some given types of applications is considered in this paper. Such optimization is important for dynamic resource provision and on-demand server...

  • On the Parallelization Approaches for Intel MIC Architecture. Atanassov, E.; Gurov, T.; Karaivanova, A.; Ivanovska, S.; Durchova, M. // AIP Conference Proceedings;2016, Vol. 1773 Issue 1, p1 

    The Intel MIC architecture is one of the main processor architectures used for the production of computational accelerators. Increasing energy and cost-efficiency of accelerators is one important option for building new HPC systems. However, the effective use of accelerators requires careful...

  • Will CPUs achieve 'Tips' point by 2015?  // Electronics Weekly;3/3/2010, Issue 2418, p12 

    The article presents the author's views on the advancement of processing capability of microprocessors from Intel Corp. to a trillion instructions per second.

  • V-SET CACHE: AN EFFICIENT ADAPTIVE SHARED CACHE FOR MULTI-CORE PROCESSORS. EL-MOURSY, ALI A.; SIBAI, FADI N. // Journal of Circuits, Systems & Computers;Aug2014, Vol. 23 Issue 7, p-1 

    Development in VLSI design allows multi- to many-cores to be integrated on a single microprocessor chip. This increase in the core count per chip makes it more critical to design an efficient memory sub-system especially the shared last level cache (LLC). The efficient utilization of the LLC is...

  • Intel Core i7-7700K. Leather, Antony // Custom PC;Mar2017, Issue 162, p19 

    The article evaluates a computer processor, i7-7700K, offered by processor company Intel.

  • ECAP: energy-efficient caching for prefetch blocks in tiled chip multiprocessors. Deb, Dipika; Jose, John; Palesi, Maurizio // IET Computers & Digital Techniques;2019, Vol. 13 Issue 6, p417 

    With the increase in processing cores performance have increased, but energy consumption and memory access latency have become a crucial factor in determining system performance. In tiled chip multiprocessor, tiles are interconnected using a network and different application runs in different...

  • Fuzzy Logic-Based DSE Engine: Reconfiguration for Optimization of Multicore Architectures. Farhat, Iqra; Qadri, Muhammad Yasir; Qadri, Nadia N.; Ahmed, Jameel // Journal of Circuits, Systems & Computers;Dec2016, Vol. 25 Issue 12, p-1 

    Moore's law has been one of the reason behind the evolution of multicore architectures. Modern multicore architectures offer great amount of parallelism and on-chip resources that remain underutilized. This is partly due to inefficient resource allocation by operating system or application being...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics